This paper presents novel techniques and their architectural translations for real-time image segmentation of endoscopic images, which are required for micro-robotic auto navigation systems. The proposed technique is based on a two-step process to segment the lumen regions from endoscopic images. In the first step, an adaptive progressive thresholding technique based on Otsu's method is employed to obtain a preliminary region of interest of the lumen region. A novel architecture for the between-class variance computation of Otsu's method is presented to meet the real-time requirements of the system. The proposed implementation employs binary logarithmic computations to eliminate the complex divisions and multiplications in Otsu's procedure. In the second step, an Iris filter is employed to enhance the boundary of the region of interest to facilitate an accurate detection of the lumen region. An architecture based on the coordinate rotation digital computer is proposed to simplify the complex computations of trigonometric functions required by the Iris filter operation. Software simulations demonstrate that the proposed technique requires a significantly smaller number of iterations to obtain an accurate segmentation result as compared to a previously reported method. In addition, synthesis results on the field-programmable gate array show that the proposed architectures can achieve high performance with low hardware resource utilization.
Introduction
Automated endoscopic procedures require a vision-guided micro-robotic device that navigates inside the intestinal tract with the help of images captured by a videoendoscope.
1 A point light source is usually attached to the video-endoscope to provide illumination. Hence, in endoscopic images, the deepest area of the captured image corresponds to the darkest region, which is termed the lumen region. The lumen region forms the preliminary basis of the features used for the automatic guidance process. The characteristics of endoscopic images captured with the video-endoscope pose critical challenges to image segmentation algorithms in identifying lumen regions. The background illumination or reflective properties of the endoscopic images varies along with the lumen region's absolute intensity values, shapes and sizes. In addition, micro-robotic auto navigation systems require accurate and high-speed image segmentation.
Various methods of extracting information about the lumen region and its associated boundary have been investigated in Refs. 2-4. However, most of the reported methods extract lumen region information based on the magnitude of spatial differences, resulting in either inaccuratly segmented regions or computationally expensive techniques that are unsuitable for real-time implementation. It is the need for accurate segmentation that has led to the development of the technique presented in Ref. 5 . The technique described utilizes a combined adaptive progressive thresholding (APT) method with Iris filter 6 to segment complex endoscopic images. Although the technique produces accurate lumen region detection compared to other existing techniques, it suffers from two disadvantages. The first disadvantage is the required pre-computation of the cumulative limiting factor (CLF) to guarantee the convergence of the iterative APT procedure. The second disadvantage is that the number of iterations required in an APT operation can exceed 100. Since these iterations must be carried out sequentially, the proposed method does not lend itself well to real-time applications. Therefore, in order to achieve high speed and accurate segmentation of endoscopic images in micro-robotic auto navigation systems, it is necessary to devise novel algorithms that can lead to hardware-efficient solutions. This paper presents efficient architectures for high-speed segmentation of the lumen region in endoscopic images based on a novel two-step approach. This approach has been demonstrated to converge rapidly towards achieving a precise segmented lumen region. Moreover, the new algorithm is fully automatic and the termination of the iteration cycles in progressive thresholding is determined by a defined termination condition, which applies to all general endoscopic images. In addition, we show that the complex operations in the proposed method lend themselves well to hardware efficient implementation, and hence are suitable for real-time micro-robotic auto navigation.
The paper is organized as follows. In the next section, we first introduce the two-step approach for the segmentation of endoscopic images, which consists of a progressive thresholding method technique based on Otsu's method and Iris filter computation. We also discuss the hardware implementation challenges of the two techniques. Next, we present the logarithmic conversion unit (LCU) and describe how it improves the hardware efficiency of the between-class variance computation (BCVC) module, which is the computational bottleneck in Otsu's method. In the following section, we show how the coordinate rotation digital computer (CORDIC) operations simplify the computational complexity of the Iris filter implementation.
In the last section, we provide software simulation results to demonstrate that the proposed two-step segmentation technique can achieve accurate results with a small number of iterations. The results analysis of the field-programmable gate array (FPGA) implementations will also be presented to show that the proposed techniques can lead to low-cost, high-speed realizations.
Proposed Image Segmentation Technique and Hardware Implementation Challenges
The proposed technique for high-speed segmentation of the lumen region in endoscopic images relies on a two-step approach. In the first step, a novel progressive image thresholding method based on Otsu's automatic thresholding 7 is adopted. In the second step, the Iris filter 6 is applied to enhance the boundary of the region of interest to facilitate an accurate detection of the lumen region.
Progressive image thresholding method
The novel method for progressive image thresholding involves statistical analysis for the computation of threshold mentioned by Otsu, 7 grey level intensity normalization, and an iteration termination condition. Using Otsu's technique for threshold computation, an image can be separated into two distinct classes. Let the two classes be denoted C 1 and C 2 with the probability function of a pixel belonging to class C 1 represented as w t and the probability function of a pixel belonging to class C 2 represented as w 0 . Otsu's method determines the threshold by maximizing the between class variance σ 2 B (t), which is defined as
where t denotes the range of gray intensity values (i.e. 0-255), µ 1 (t) is the class mean of the gray intensity values below threshold t, and µ 2 (t) is the class mean of the gray intensity values above threshold t. The optimal threshold T , is found by a sequential search for the maximum of σ 2 B (t), for all values of t. The probability functions w t and w 0 can be represented as
and
where n i represents the number of pixels for the ith gray level and N is the total number of pixels in the image. The expressions for µ 1 (t) and µ 2 (t) are given as
where
Now, Eq. (1) can be rewritten as
An optimal threshold T can be obtained by maximizing the between-class variance defined in (7):
In endoscopic images, it is often not known a priori the number of peaks in the image pixels' intensity distribution histogram. The proposed progressive image thresholding method relies upon the iterative Otsu threshold determination process to achieve preliminary image segmentation. The full image is subjected to the Otsu process for determination of an intensity level in each iteration, where the between class variance is at its highest. This computed intensity level would be used as the threshold for image segmentation. Let the computed intensity level threshold for the ith iteration be denoted by T i . In the segmentation process, the pixels with intensity level from 0 to T i are retained with their original intensity levels, and pixels with intensity levels greater than T i are forced to a background value (i.e. 255). After segmentation, the image with intensity level ranging from 0 to T i is linearly normalized with Eq. (9) to maximize the intensity level spread of the segmented image:
where I(r, c) is the intensity level of the pixel at row r and column c after segmentation with threshold T i , and I (r, c) is the intensity level of pixel at row r and column c after linear normalization. This process of intensity normalization effectively disregards the intensity range from (T i + 1) to 255, as the pixels with intensity within this range have been forced into the background. The following iteration of Otsu threshold computation will therefore only be concerned with the statistical distribution of grey level intensity ranging from 0 to T i , which has been linearly spread in the range of 0 to 255. This spreading process helps to resolve the pixels' intensity histogram peaks, thereby rendering the algorithm insensitive to the image pixels' intensity distribution (i.e. image contrast properties).
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To determine the termination condition, we observed that the maximum between class variance increases with each iteration upto a maximum value, and further continuation of Otsu's segmentation process would cause the maximum between class variance to decrease. Termination can than be decided based upon achieving the maximum condition, i.e. the termination condition is true when,
2.1.1. Hardware implementation issues of the Otsu's method Figure 1 shows the process flow of the proposed progressive thresholding method. The main computational blocks comprise Otsu's method, and hence we will limit the discussion of the hardware implementation to Otsu's method. A hardware implementation of Otsu's procedure can be divided into three computational modules shown in Fig. 2 . The cumulative histogram (CH) and cumulative intensity area (CIA) computation modules are used to compute and store w 0 (t) and µ t (t) for L gray levels. The optimal threshold (OT) computation module is a comparison process to choose the maximum σ optimal threshold t * . Both the CH, CIA, and OT modules perform simple pre-and post-processing of the BCVC, and they are reasonably straightforward operations in comparison to the BCVC process. As reported in Ref. 8 , the bottleneck of Otsu's thresholding computation lies in the BCVC module. From (7), we observe that the direct implementation of the BCVC requires a large number of computer intensive operations of squaring, multiplication and division, which does not lend itself well to a high-speed and lowcost implementation. A direct implementation of the BCVC module is illustrated in Fig. 3 , whereby the CIA and CH arrays contain the values computed from the CH and CIA computation modules (see Fig. 2 ).
In a typical Otsu's operation, the computation of the between-class variance has to be iterated for L gray levels, and hence the bottleneck in Otsu's architecture lies in the computation of the between-class variance after the CH and CIA arrays have been calculated. This necessitates a development of a novel architecture to improve the efficiency of this module.
In Sec. 3, a novel architecture for the BCVC is presented. The proposed architecture simplifies the complex operations by converting them to less complex binary logarithmic operations. Small look-up tables (LUTs) along with only adders and shifters are employed in the logarithmic operations to reduce the hardware cost. 
Iris filter
In the second step of the proposed method, an Iris filter 6 is applied to obtain accurate detection of the lumen region. The Iris filter is an edge detection filter that demonstrates superior capabilities in enhancing indistinct boundaries with weak background contrast. In this approach, the Iris filter is applied to the gradient vector field of the image to enhance the boundary of the region of interest. Let us denote the intensity of an image and its gradient vector at (x, y) as I(x, y) and g(x, y), respectively. The region of support of the Iris filter R P is a union of N half-lines radiating from the pixel of interest P , as shown in Fig. 4 .
The convergence index of the gradient vector g at a point Q i towards the pixel of interest is defined as
where Q i is an arbitrary pixel on the ith half-line whose relative coordinates from the pixel of interest are denoted by (x , y ) and θ is the orientation of the gradient vector with respect to the ith half line. The output of the Iris filter at the pixel of interest (x, y) is defined as
Hardware implementation issues of the Iris filter
The process flow of a possible hardware implementation for the Iris filter is shown in Fig. 5 . In the computation for the gradient vector module, the input intensity image data is represented with 8-bit data. A 3×3 Prewitt-type operator can be used to obtain the row and column gradients, G R and G C . The orientation of gradient ø is computed via an arctangent function. This process converts the intensity image to its gradient image for further processing. For each pixel of the gradient image, the computation for the convergence index module can be performed in parallel. Cosine calculations are performed for each pixel of each half-line, which leads to a large number of required trigonometric calculations for the Iris filter process. The main concern is therefore the efficient implementation of trigonometric computations.
In Sec. 3, we present architectures that rely on CORDIC modules 9 for the computation of trigonometric functions required by the Iris filter. CORDIC is employed as it requires only shift and add operations, lending itself well to hardware implementation.
Hardware Implementation of Otsu's Method Using Binary Logarithmic Computations
In this section, we propose the use of an efficient binary logarithmic conversion unit (LCU) to convert the computer intensive multiplication and division operations of the BCVC into simplified fixed-point circuitry through the use of a small look-up tables (LUTs) and a simple computation unit.
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Incorporating binary logarithm for BCVC
Let z n−1 z n−2 · · · z 0 be an n-bit binary representation of Z, and z c is the first nonzero bit of Z. The value of this number can be written as shown in (13) where 0 ≤ x < 1. Hence, the binary logarithmic value of Z is shown in (14), where c is the characteristic of the logarithm and log 2 (1+x) constitutes the mantissa:
To obtain a reasonable conversion accuracy, an LUT can be used to represent the mantissa, i.e. log 2 (1 + x). However, the depth of the LUT will have a complexity of O(2 n − 1). As the input data width increases, this method becomes costly in view of the large VLSI area required. To reduce the size of the LUT, we identify the mantissa values based on the combinations of the u-bit binary word formed by 
It is noteworthy that the accuracy of the approximation can be varied through the factors u and m. A larger u and m implies larger LUT and more computation units, which in return provides a higher approximated accuracy and vice versa. For a 16-bit input binary number, the maximum error incurred by the logarithmic conversion for various values of u is shown in Table 1 . The choice of u for the LCU can be finalized by referring to Figure 6 shows the proposed architecture for the BCVC of Otsu's method. The contents of Reg store the value shifted out from the top of the CIA register array for computing the value of µ T . The block of CIA and CH register arrays are circularly shifted and the values of (1 − w 0 ) and (w 0 µ T − µ t ) are calculated, after which the value of log 2 σ 2 B (t) can be obtained from (17) using the LCU. The normalization unit consists of several right shifters to adjust w 0 (t) and µ t (t) to meet the accuracy requirements of various applications. Compared to the direct implementation in Fig. 3 , we can immediately see that the proposed architecture eliminates the required dividers in the architecture. Moreover, the number of multipliers has been significantly reduced. The architecture of the LCU employed to achieve the desired accuracy of the application with a 16-bit input binary number, where u = 4 and m = 8, is shown in Fig. 7 . The address to the LUT and the values of f k are extracted from Z. Since there are only four discrete binary values for each f k , the multiplications in (16) can be replaced with a four input multiplexer to select either the constant 0, the extracted content D, a left shifted value of D (i.e. 2D) or a shifted and accumulated copy of D (i.e. 3D = 2D + D) with f k as the selector input. Thus, the entire conversion can be achieved with much simpler circuitry. The LUT size of the LCU in Fig. 7 is only 416 bits (or 52 bytes) . The LCU includes a multiplexer, two small LUTs and a simple computation unit. The multiplexer is used to select one out of the four operands for computation at any one time. The other trivial resources within the LCU consist of shifters and adders to manipulate the contents retrieved from the LUT for the logarithm computation.
Proposed BCVC implementation
Hardware Implementation of the Iris Filter Using CORDIC
CORDIC
9 normally operates in one of two modes. The first, which is called rotation mode, rotates the input vector by a specified angle (given as an argument), and the second mode, called vectoring mode, rotates the input vector to the x-axis while recording the angle required performing that rotation.
CORDIC rotation and vectoring modes
In rotation mode, the angle accumulator is initialized with the desired rotation angle. The rotation decision in each iteration is made to diminish the magnitude of the residual angle in the angle accumulator. The decision is made based on the sign of the residual angle after each step. The CORDIC equations for the rotation mode are
The result of the rotation mode is
The rotational mode CORDIC operation can simultaneously compute the sine and cosine of the input angle. Setting the y-component of the input vector to zero reduces the result of the rotation mode to (25) and (26). By setting x 0 equal to 1/A n , the rotation produces the un-scaled sine and cosine of the angle argument, z 0 :
In the vectoring mode, the CORDIC rotates the input vector through the necessary angle to align the result vector with the x-axis. The result of the vectoring operation is a rotation angle and the scaled magnitude of the original vector (the x-component of the result). The vectoring mode seeks to minimize the y-component of the residual vector at each rotation. The sign of the residual y-component is used to determine which direction to rotate next. If the angle accumulator is initialized with zero, it will contain the traversed angle at the end of the iterations. The equations for the x-, y-, and z-components of the CORDIC vectoring mode are the same as (18)-(20).
However, the rotation direction is made based on d i , where
The result of the vectoring mode is
The arctangent, φ = Atan(y/x), can be computed directly using the vectoring mode of CORDIC if the angle accumulator is initialized with zero. The result of the arctangent computation is shown in (32). The argument must be provided as a ratio expressed as a vector (x, y). Presenting the argument as a ratio has the advantage of being able to represent infinity (by setting x = 0):
Employing CORDIC rotation and vectoring modes for Iris filter implementation
As shown in Fig. 5 , the Iris filter hardware implementation contains two parts. The first part is the computation for the gradient vector, and the second part is the computation for the convergence index. In the computation for the gradient vector, a digital intensity image with 8-bit resolution is provided as input. Prewitt operators for obtaining row and column gradients, G R and G C , are implemented by adders with signed data, and the eventual representation for G R and Gc is 9-bit. Arctangent computation is required for the implementation of the gradient vector module. A vectoring mode based CORDIC architecture is implemented for the arctangent computation, which requires ten iterations to obtain the angle between 0 to π/4. This range is used to reduce the number of iterations required and the results obtained can then be mapped onto 0 to 2π according to the corresponding symmetric property of tangent and arctangent. Ten iterations of CORDIC corresponds to 10 bits for the range from 0 to π/4, achieving an accuracy of three floating points. The data width of 14 bits is used to cover the whole 2π range.
The implementation is more complex for the computation of the convergence index. Inputs to the computation of the convergence index module are based on the results obtained from the first part. Each pixel in the gradient image will be considered as a pixel of interest. The Iris filter, which is the union of 32 half-lines radiating from the pixel of interest, is applied in parallel. For each pixel on each halfline, the convergence index cos θ of the gradient vector at this pixel is computed. This can be computed using the rotation mode based CORDIC architecture, in which ten iterations are used and 10-bit data width is required to represent −1 to 1. Similarly, to reduce the iteration cycles required by the CORDIC rotator, the 0 to 2π range is mapped from 0 to π/4 according to the corresponding symmetric property of cosine. Thereafter, a 10-bit divider and comparator are implemented to obtain the maximum convergence index of gradient vectors in each half-line. Accumulators are used for summing the maximum of the cosine values of 32 half-lines. A 5-bit right shifter is eventually employed to obtain the output of the Iris filter at the pixel of interest, which is in 14-bit representation.
Improvements to the Iris filter implementation
In the previous sub-section, we discussed an implementation for the Iris filter that employs dual-mode CORDIC modules: a vectoring mode based CORDIC to compute the arctangent function, and a rotation mode based CORDIC to compute the cosine function. Both of the CORDIC modules require ten iterations to achieve the desired accuracy.
It is observed that the rotation CORDIC computational process contributes to the critical path of the hardware implementation of Iris filter and limit the speed of operation. This is due to the fact that the cos θ computation in the second module to obtain the convergence index requires 32 rotation CORDIC computations for all of the 32 half-lines of each pixel in the region of interest. In addition, each rotation CORDIC computation requires ten iterations. Since each iteration requires oneclock cycle, the rotation mode based CORDIC is the processing bottleneck in the eventual hardware implementation of the Iris filter.
A LUT with multi-port RAM structure is proposed to replace the rotation mode based CORDIC to improve the performance of the architecture. However, a similar method could not be applied to the first CORDIC module, as a large LUT will be required to store the arctangent values of ø for the range of gray levels from 0 to 255.
Simulation Results and Implementation Analysis
Simulations were carried out to verify the effectiveness of the proposed segmentation technique with 50 endoscopic images. Images of the gastro, small bowel and colon obtained from different patients were used in the experiments. The images were captured from a high-resolution miniature CCD camera. The captured images were reduced to a canvas size of 256 × 256 pixels before processing. A grey level intensity image consisting of 256 levels was generated from the original color image and a pre-processing stage using an averaging filter of 3 × 3 pixels was used to smoothen the image.
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Each of these 50 images was subjected to the segmentation technique described above. Figures 8-10 show the results obtained from the three example images with the new segmentation technique. For the endoscopic image of Fig. 8 , the adaptive thresholding process terminates after two iterations and for the images of Figs. 9 and 10, three and four iterations are required, respectively. From the results obtained through these simulated experiments, it is observed that the proposed technique is capable of achieving accurate segmentation of lumen regions. From Figs. 11 and 12 , it is observed that in comparison to the iterative thresholding method described in Ref. 5 , the new method requires a smaller number of iterations, as it needs much fewer processing iterations to achieve similar segmented regions. It is also noteworthy that this new technique is a truly automated process in which the adaptive thresholding process self-terminates upon satisfying the termination condition. This termination criterion applies to all general endoscopic images, regardless of the image pixels' intensity distribution (i.e. image contrast properties). The ability to achieve accurate lumen region segmentation, coupled with the advantages of rapid segmentation and automated process, makes the proposed technique suitable for auto navigation of the human gastrointestinal tract in endoscopic surgery procedures.
Area-time analysis of the BCVC hardware implementation
The proposed architecture for BCVC employs an LCU unit, which includes a multiplexer, two small LUTs and a simple computation unit. The multiplexer is used to select one out of the three operands for computation at any one time. The other trivial resources within the LCU consist of shifters and adders to manipulate the contents retrieved from the LUT for the logarithmic conversion. In order to verify the efficiency of our method, both the direct implementation proposed in Ref. 8 and the proposed architecture for the BCVC have been modeled using VHDL and synthesized with Synplicity Synplify Pro 7.0.3 targeted at the Xilinx Virtex FPGA device.
10 The LCU used in the implementation is configured with u = 4 and m = 8. The critical path delay and the area for a one-time BCVC by both methods are listed below. It can be observed that the latency and area have been substantially reduced in the proposed architecture. For example, a speed-up of 2.75 times is achieved along with a reduction in area by a factor of 6. Based on the analysis in Table 2 , we can conclude that the proposed architecture provides a hardware efficient approach to Otsu's method when compared to the direct implementation.
Area-time analysis of the Iris filter hardware implementation
In order to verify the feasibility of the proposed architecture for the Iris filter, both architectures using dual-mode CORDIC modules, and CORDIC with LUT have been modeled using VHDL and synthesized with Synplicity Synplify Pro 7.0.3 targeted at the Xilinx Virtex FPGA 10 device to obtain the area-time analysis. The area-time comparison results of both architectures are listed in Table 3 . From the above table, it is observed that CORDIC with the LUT architecture could achieve a threefold improvement in speed performance when compared to the dual-mode CORDIC implementation, with approximately 1.2 increase in area.
Conclusion
In this paper, a new technique and its hardware implementations for image segmentation of endoscopic images is presented. The two-step approach is based on a combined progressive thresholding that relies on Otsu's method and an Iris filtering process. Unlike previous techniques, this new segmentation technique can be fully automated. Our investigations show that the new technique is capable of rapid segmentation of general endoscopic images with accurate results. In addition, the number of iterations required for adaptive thresholding is much lower when compared to a previously reported segmentation technique. The proposed technique is thus well suited for real-time image segmentation of endoscopic images, which is required for micro-robotic navigation systems. An area-time architecture for Otsu's method has been proposed to realize high-speed image thresholding. The design exploits a logarithmic conversion technique consisting of a small LUT and computation units to overcome the bottleneck of finding the maximum between-class variance in Otsu's method. FPGA-based implementations show that our method achieves a computation speed-up of about 2.75 times by occupying only 1/6th of the number of slices required by one that relies on direct implementation. Two hardware architectures for implementation of the Iris filter have been proposed that rely on CORDIC to simplify the complex trigonometric computations of the Iris filter. The first design employs a dual-mode CORDIC (vectoring and rotation mode based) implementation. However, this implementation suffers from performance degradation due to the high number of computational iterations. An improved design which incorporates a look-up table to replace the rotation mode based CORDIC was presented to overcome performance limitations. FPGA based investigations show that the architecture that incorporates a look-up table achieves a computation speedup of about three times when compared to the first implementation that uses the dual-mode CORDIC implementation.
